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Ka-BAND GaAs FET MONOLITHIC
POWER AMPLIFIER DEVELOPMENT
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ABSTRACT
Over the course of this program, very extensive progress was made in Ka-band GaAs tech-
nology. At the beginning of the program, odd-shaped VPE MESFET wafers were used. A break-
through in power and efficiency was achieved with highly doped (8 x 1017 cm -3) MBE grown
MESFET material. We obtained power of 112 mW with 16 dB gain and 21.6% efficiency at 34
GHz with a monolithic 50-100-250 lam amplifier. The next breakthrough came with the use of
heterostructures grown by MBE (A1GaAs/InGaAs where the InGaAs is highly doped). This al-
lowed us to achieve high power density with high efficiency. A benchmark 40% efficiency was
achieved with a single-stage 100 I.tm MMIC at 32.5 GHz. The corresponding three-stage 50-100-
250 lain amplifier achieved 180 mW with 23 dB gain and 30.3% efficiency.
The next breakthrough came with 3-inch MBE grown PHEMT wafers incorporating an
etch-stop layer for the gate recess (using RIE). Again, state-of-the-art performances were achieved:
40% efficiency with 235 mW output power and 20.7 dB gain. The single-stage 2 × 600 I.tm chip
demonstrated 794 mW output power with 5 dB gain and 38.2% power-added efficiency (PAE).
The Ka-band technology developed under this program has promise for extensive use: JPL
demonsu'ated 32 GHz phased arrays with a three-stage amplifier developed under this contract. A
variation of the three-stage amplifier was used successfully in a 4 x 4 phased array transmitter
developed under another NASA contract.
EXECUTIVE SUMMARY
Over the course of this program, very extensive progress was made in Ka-band GaAs tech-
nology. At the beginning of the program, odd-shaped VPE MESFET waters were used. A break-
through in power and efficiency was achieved with highly doped (8 × 1017 cm -3) MBE grown
MESFET material. We obtained power of 112 mW with 16 dB gain and 21.6% efficiency at 34
GHz with a monolithic 50-100-250 tarn amplifier. The next breakthrough came with the use of
heterostructures grown by MBE (A1GaAs/InGaAs where the InGaAs is highly doped). This al-
lowed us to achieve high power density with high efficiency. A benchmark 40% efficiency was
achieved with a single-stage 100 lam MMIC at 32.5 GHz. The corresponding three-stage 50-I(X)-
250 _arn amplifier achieved 180 mW with 23 dB gain and 30.3% efficiency.
The next breakthrough came with 3-inch MBE grown PHEMT wafers incorporating an
etch-stop layer for the gate recess (using RIE). Again, state-of-the-art performances were achieved:
40% efficiency with 235 mW output power and 20.7 dB gain. The single-stage 2 × 600 _rn chip
demonstrated 794 mW output power with 5 dB gain and 38.2% power-added efficiency (PAE).
We consider this contract to be one of the most successful and valuable programs for TI.
The Ka-band technology developed under this contract has promise for extensive use.
Under the NASA Ka-MIST contract, TI developed a 4 x 4 phased array transmitter that
incorporates sixteen 50-100-350 t.tm amplifiers capable of 180 to 200 mW output power at 30 GHz.
These chips were modifications of the amplifiers developed under this contract. Experiments con-
ducted by NASA demonstrated successful communication between aircraft and ground station via
the ACTS satellite. These tests were reported in Aviation Week.
TI developed, in an important internal project, a medium- and a high-power amplifier at 27
to 28 GHz. These amplifiers are based on the 100-200-400 _m and 600-1200 _ma amplifiers devel-
oped under this contract. The first-pass design achieved excellent performance results. The high-
power amplifier (400-6()0-2400 I.un) achieved 1.15 W with 20.6 dB gain and 37% power-added
efficiency (PAE) at 27 GHz. The medium-power amplifier (100-200-400 J.un) achieved 300 mW
with 24 dB gain and 40% PAE.
The same technology will be extended to our MILSATCOM program, which requires both
medium-power (250 mW) and high-power (0.5 W) amplifiers at 44 GHz.
Potentially large communication programs such as TELEDESIC using LEO satellites would
use transmitters at Ka-band such as those developed on this contract.
Numerous publications resulted from the work developed under this program, as follows:
"High-performance Ka-band power field-effect transistors," B. Kim, E Saunier, and H.D.
Shih. GOMAC-86, San Diego, California.
1.1
"A high-efficiencyKa-bandmonolithicGaAsFET amplifier,"P.Saunier,H.Q. Tserng,N.
Camilleri, K. Bradshaw,andH.D. Shih.Proceedings of the 1988 IEEE GaAs IC Sympo-
sium, Nashville, Tennessee, pp. 37, 39 (November 6-9, 1988).
"AlGaAs/InGaAs heterostructures with doped channels for discrete devices and monolithic
amplifiers," E Saunier and H.Q. Tserng. IEEE Transactions o17 Electlvn Devices, Vol. 36,
No. 10 (October 1989).
"Doped channel heterostructures for millimeter-wave discrete devices and MMICs." Con-
ference Record, 1989 IEEE Military Communication Conference, pp. 730-734 (October
1989).
"Millimeter-wave power transistors and circuits," H.Q. Tserng, B. Kim, E Saunier, H.D.
Shih, and M.A. Khatibzadeh. Microwave Journal, pp. 125-135 (April 1989).
"Advances in power MMIC amplifier technology in space communication," H.Q. Tserng.
SPIE, Vol. 1475, Monolithic Microwave Integrated Circuits for Sensors, Radars, and Com-
munication Systems (1991).
"A high-efficiency Ka-band monolithic pseudomorphic HEMT amplifier," E Saunier, H.Q.
Tserng, and Y.C. Kao. SPIE, Vol. 1475, Monolithic Microwave Integrated Circuits for Sen-
sors, Radars, and Communication Systems (1991).
"High-efficiency, high-gain monolithic heterojunction FET amplifier at 31 GHz," H.Q.
Tserng. Electronics Letters, Vol. 29, No. 3, pp. 304-306 (1993).
"GaAs power MMIC amplifiers: recent advances." 3rd International Conference on VLSI
and CAD (ICVC'93), Taejon, Korea (November 15-17, 1993).
"Fabrication and performance of pHEMT Ka-band three-stage amplifiers for phased-array
application," P. Saunier. SPIE Conference on Millimeter and Sub-Millimeter Wave Appli-
cations, San Jose, California (1993).
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SECTION I
INTRODUCTION
The objective of this program is to demonstrate the feasibility of a high power, high effi-
ciency, high gain, narrow (5%) bandwidth monolithic GaAs FET amplifier in the 20 to 35 GHz
frequenc_ range for advanced communications applications. Originally, three amplifier modules
were to be developed: one at a center frequency of 23 GHz, one at 29 GHz, and one at 32.5 GHz.
The bandwidth is 5% with greater than 15 dB RF gain at 1 dB compression. The output power (1
dB compression) goals were 1, 0.4, and 0.25 W at 23, 29, and 32.5 GHz, respectively. The PAE
goals were 25% at 23 GHz and 20% at 29 GHz and 32.5 GHz. In April 1986, the program was
modified to delete the 28 GHz task and include a 32.5 GHz high electron mobility transistor (HEMT)
amplifier with a goal of 100 mW power, 20 dB gain, and 35% PAE. In March 1990, the program
was again modified with the following new goals for the 32.5 GHz monolithic amplifiers:
• 250 mW with _>15 dB gain and >_.50% PAE
• 1 W with >10 dB gain and ->35% PAE.
Table 1 summarizes the frequency, gain, power, and efficiency of the amplifier to be
developed.
Table 1.
Amplifier Development Requirements Summary
Freq uency Gain Power Efficiency
(GHz) (dB) (W) (%)
Initial Program 23 15 1 25
29 15 0.4 20
32.5 15 0.23 20
Modification 1 32.5 20 0.1 35
Modification 2 32.5
32.5
15
10
0.25
1
_>50
_>35
2
SECTION II
23 GHz AMPLIFIER DESIGN AND FABRICATION
The block diagram of the amplifier is shown in Figure I. The 300-900-2400 lam gate width
FETs are cascaded to achieve 1 W output power with 15 dB gain. The gain allocations for each
stage are shown. In order to chaxacterize more readily the input, output, and interstage matching
networks of the amplifier, we designed 300 lain single stage and 300-900 pm two-stage submodules
using two different configurations.
One design has highpass filters (transmission and inductor to ground) for the input of the
first, second, and third stages. In a second design, a highpass filter is used for the input of the first
stage, and lowpass filters (transmission line and capacitor to ground) axe used for the second and
third stages. Two fu'st-stage modules were considered, with the same input match, but with induc-
tor to ground and capacitor to ground, respectively, to match the FET output. Figures 2 and 3 show
digitized plots of the amplifiers. Several lots of MBE and MOCVD devices were processed. The
first MBE lot had a 2.5 x 1017 doping level. Figures 4 through 6 show, respectively, the three-stage
amplifiers with shunt inductance to ground and capacitor to ground matching circuits; the two-
stage amplifiers with shunt inductance to ground and capacitor to ground matching circuits; and the
single-stage amplifier, also with inductance to ground and capacitor to ground matching circuits.
The dc characteristics of a 300 prn device (one-stage) are shown in Figure 7. The pinchoff voltage
is 5 V, Idss is 145 mA, and the transconductance is 130 mS/mm.
Figure 8 shows the gain response of a one-stage amplifier with inductor to ground. The
input power is 10 dBm. The gain achieved is 7 dB at 22.5 GHz with 6.5 V on the drain. All two-
stage amplifiers with inductor to ground were shorted because of misalignment of the wide recess,
an error in the e-beam program that has since been corrected. The three-stage amplifier with induc-
tor to ground has a maximum small-signal gain of 13 dB at 21 GHz. The output is matched at 19
GHz and requires tuning to operate at 21 GHz. The one-stage amplifier with capacitor to ground
has a small-signal gain of 7 dB at 25 GHz with 5.5 V on the drain. Figure 9 shows the gain response
with 10 dBm input power. The amplifier has 4.6 dB gain with 22.2 dBm output power (166 mW)
15dBm
0.3 mm 0.9 mm 2.4 mm
Figure 1. Block diagram of the 23 GHz amplifier.
30 dBm
3810P
3
2 Stage Submodule
(Inductor to Ground)
2 Stage Submodule
(Capacitor to Ground)
1 Stage Submodule
(Inductor to Ground)
1 Stage Submodule
(Capacitor to Ground)
Figure 2. Digitized plots of 23 GHz submodules.
3 Stage Module
(Capacitor to Ground)
3 Stage Module
(Inductor to Ground)
..... L.
"l_ '_¸_--_¸ 7
Figure 3. Digitized plot of 23 GHz amplifier.
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(a)
(b)
Figure 4. 23 GHz, three-stage amplifier with (a) shunt inductor to ground,
and (b) shunt capacitor to ground.
II
• (a)
(b)
Figure 5. 23 GHz, two-stage amplifier with (a) shunt inductor to ground,
and (b) shunt capacitor to ground.
(a) (b)
Figure 6.
23 GHz, one-stage amplifier with (a) shunt inductor to ground,
and (b) shunt capacitor to ground.
Figure 7.
The dc characteristics of a 300 I.[m, 23 GHz one-stage amplifier.
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Return Loss
(dE)
Figure 8.
m
5-
10
15
-6
-4
-2
--0
Gain (dB)
I I I I
18 22 24 26.5
Frequency (GHz)
Gain-frequency response of a one-stage amplifier with inductor to ground.
Does not include 0.8 dB fixture loss.
Return Loss
(dE)
m
5-
10-
15-
I I I I
18 22 24 26.5
Frequency (GHz)
--6
--4
--2
--0
Gain (dB)
Figure 9. Gain-frequency response of a one-stage amplifier with capacitor to ground
(input power = 10 dBm). Does not include 0.8 dB fixture loss.
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and 15% PAE (Figure 10). Maximum power under full compression is 200 mW (power density of
0.7 W/mm). The two-stage amplifier with capacitor to ground has 9 dB gain with 15 dBm input
power at 24 GHz (Figure 11). The output, however, is matched too low and needs to be chip-tuned.
The output of the three-stage amplifier with capacitor to ground is matched at 19 GHz (Figure 12).
Placing a strap in the output moves the match to 23 GHz, which produces a 15 dB gain with 10 dBm
input power. The amplifier is capable of 28.5 dBm output power (700 mW) with 10.9 dB gain at
23.5 GHz when pushed into compression.
Chips from the following lot of MBE slices had lower performance. The pinchoff voltage
was too high (6 V) for optimum performance, and the yield was low because of poor e-beam gate
exposure; no good three-stage amplifier was found.
The best results were achieved with a lot of MOCVD wafers doped at 3.5 x 1017. The gate
lengths on the chips were less than 0.3 I.tm. The dc yields for the one-stage, two-stage, and three-
stage amplifiers were 67%, 33%, and 36%, respectively. Extensive testing was performed and the
results are summarized below:
One-Stage Amplifier
Input Power
(dBm)
--0.75
9.25
14.25
(Capacitor to Ground)
Gain (dB) Gain (dB)
(No Tuning) (Tuned)
10.5 11
8
5-5
The maximum gain is obtained at 23 GHz, and very little tuning on the input or output is
required to optimize the performance. Figure 13 shows the gain-frequency response of the ampli-
tier with 0 dBm input power and no tuning.
Two-Stage Amplifier (Capacitor to Ground)
Input Power Gain (dB) Gain (dB)
(dBm) (No Tuning) (Tuned)
-0.75 16.5 17.5
9.25 13 14
14.25 9.5 10.5
The maximum gain under power conditions is obtained at a slightly low frequency (22.2
GHz), and very little tuning is required for optimum output power. The amplifier is capable of 300
mW output power with 10.5 dB gain and 13% PAE. Figure 14 shows the amplifier gain-frequency
response (with tuning) with 14.25 dBm input power. The marker is at 23 GHz.
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Return Loss
(dE)
Figure 10.
0
5
10
15-
-6
-4
-2
-0
Gain (dB)
I I I I
18 22 24 26.5
Frequency (GHz)
Gain-frequency response of a one-stage amplifier with capacitor to ground
(input power = 17.6 dBm). Does not include 0.8 dB fixture loss.
Return Loss
(dB)
D
5-
10-
15-
8
6
-4
2
0
Gain (dB)
Figure 11.
, I I I
18 22 24 26.5
Frequency (GHz)
Gain-frequency response of a two-stage amplifier with capacitor to ground
(input power = 15 dBm). Does not include 0.8 dB fixture loss.
]!
Return Loss
(dE)
__
5-
10-
15-
I I I I
18 22 24 26.5
Frequency (GHz)
--10
--5
--0
Gain (dB)
Figure 12. Gain-frequency response of a three-stage amplifier with capacitor to ground
(input power = 18 dBm). Does not include 0.8 dB fixture loss.
Gain
(dE)
10
8
6
4
2
Pin = -0.75 dBm
V o = 4.57V
Io = 132 mA
V G = 0V
18GHz 25GHz
Figure 13. Gain-frequency response of a one-stage amplifier with capacitor to ground,
no tuning.
]2
Gain
(dE)
20
15
10
0 Pin "" 14.25dBm
V D -- 7.55 V
ID = 302 mA
VG = -1.30 V
18GHz 25GHz
Figure 14. Gain-frequency response of a two-stage amplifier with capacitor to ground,
with tuning.
Three-Stage Amplifier (Capacitor to Ground)
Input Power Gain (dB) Gain (dB)
(dBm) (No Tuning) (Tuned)
-0.75 13.5 16.5
14.25 -- 10
The gain is too low, particularly in view of the results obtained with the two-stage amplifier.
This indicates that the interstage matching between stages two and three needs to be optimized.
Figure 15 shows the amplifier gain-frequency response with --0.75 dBm input power and no tuning.
One-Stage Amplifier (Inductor to Ground)
Input Power Gain (dB) Gain (dB)
(dBm) (No Tuning) (Tuned)
-0.75 8.5 9.5
9.25 5 7.75
15.5 -- 5.25
13
Gain
(dB)
15
10
5
0
Pin = -0.75dBm
V o = 4.10V
ID = 1.46 mA
V G = -0.1 V
18GHz 25GHz
Figure 15. Gain-frequency response of a three-stage amplifier with capacitor to
ground, no tuning.
The amplifier requires input and output tuning to perform optimally at 23 GHz. It is then
capable of 120 mW output power with 5.25 dB gain and 15% PAE. Figure 16 shows the gain-
frequency response of the amplifier under these conditions.
Two-Stage Amplifier (Inductor to Ground)
Input Power Gain (dB) Gain (dB)
(dBm) (No Tuning) (Tuned)
-0.75 15.5 17.5
9.25 -- 12.75
Figure 17 shows the amplifier gain-frequency response with 9.25 dBm input power. This
two-stage amplifier does not perform as well as the two-stage amplifier with capacitor to ground.
Two-Stage Amplifier (Inductor to Ground)
Input Power Gain (dB) Gain (dB)
(dBm) (No Tuning) (Tuned)
-0.75 15.5 17.5
9.25 -- 12.75
14
Gain
(dB)
4
3
2
I
0 Pin -- 15.65dBm
V D = 6.95V
ID = 82 mA
V G = -1.69 V
18GHz 25GHz
Figure 16.
Gain-frequency response of a one-stage amplifier with inductor to ground, with tuning.
Gain
(dB)
11
9
7
5
Pin " 9.25dBm
V D - 6.7V
I_ = 476 mA
V G = -0.32
18GHz 25GHz
Figure 17.
Gain-frequency response of a two-stage amplifier with inductor to ground, with tuning.
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This amplifier is tuned at 19 GHz and has very good performance at this frequency. It is
capable of 800 mW output power with almost 15 dB gain. Figure 18 shows the amplifier gain-
frequency response under these conditions. More work needs to be done in analyzing the perfor-
mance of these amplifiers.
The two-stage amplifier with capacitor to ground is already very good, but the correspond-
ing three-stage amplifier does not have better performance. In addition, although the three-stage
amplifier with inductor to ground has fairly good gain and power, the frequency is too low.
The effort on the 23 GHz amplifier was discontinued in order to emphasize the 32.5 GHz
amplifier.
Gain
(dB)
12
10
8
6
Pin = 14.25dBm
V D = 7.28V
Io = 1.035A
V G = -1.03
18GHz 25GHz
Figure 18.
Gain-frequency response of three-stage amplifier with inductor to ground, with tuning.
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SECTION IH
32.5 GHz AMPLIFIER DESIGN AND FABRICATION
The block diagrams for the 250 mW and 100 mW amplifiers are shown in Figure 19. In
order to facilitate the evaluation of input, output, and interstage matching networks, one- and two-
stage submodules were also designed and laid out.
A. INITIAL DESIGN USING MESFET MATERIAL
Photographs of the six modules and submodules are shown in Figure 20. We used VPE
MESFET material for the first lot. The gate lengths were, respectively, 0.5, 0.4, and 0.35 _tm. On all
wafers, the pinchoff voltage was -2.5 V, which is too low for optimum performance. Table 2 sum-
marizes the performance of the chips with 0.35/am gates.
Table 2.
Performance of Chips With 0.35 Um Gates
Gain Frequency Outside Tuning?
Amplifier (dB) (GHz) (Yes or No)
Nominal 100 mW design
Stage 1 submodule
Stage 1-2 submodule
Stage 1-2-3 module
Nominal 250 mW design
Stage 1 submodule
Stage 1-2 submodule
Stage 1-2-3 module
3.5
4
4
5.5
5
7
3
4
6
10
34 to 37
34
39 to 42
34 to 37
43
43
32.5
32.5
31 to 33
32.5
No
Yes
No
Yes
No
Yes
No
Yes
No
No
Three MBE wafers were processed in the next lot with gate lengths of 0.3 ttm, 0.3 l.tm, and
0.4 ttm, respectively. They also had the desired pinchoff voltage (3.5 to 4 V). The dc yield of the
nominal 250 mW amplifier and the submodules is summarized in Table 3. The performance of the
chip was similar to that of the amplifier fabricated on VPE slices, with a gain of 1 to 2 dB higher.
Much better performance had been expected, since the device characteristics (saturation current,
pinchoff voltage, and transconductance) were excellent.
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15dBm 30 dBm
(1 W)
0.3 mm 0.9 mm 2.4 mm
(a) 23 GHz Band
11 dBm 26 dBm
(0.4 W)
0.15.mm 0.45 mm 1.2 mm
(b) 29 GHz Band
9 dBm _ 20 dBm __--,.--o
0.1 mrn 0.3 mm 0.75 mm
2_, dBm
(0.25 W)
(c) 32.5 GHz Band
Figure 19. Block diagram of the amplifiers.
]8
(a) 100 mW Stage I Submodule
(b) 100 mWStage 1-2 Submodule
(c) 100 mW Module
Figure 20. 32.5 GHz amplifier. (a) 100 mW stage 1 submodule, (b) 100 mW stage 1-2
submodule, (c) 100 mW module, (d) 250 mW stage 1 submodule, (e) 250
mW stage 1-2 submodule, (f) 250 mW module.
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(d) 250 mW Stage I Submodule
(e) 250 mW Stage 1-2 Submodule
(f) 250 mW Module
Figure 20. (Continued)
2O
Table 3.
DC Yield of Nominal 250 mW Amplifier and Submodules
Slice
MBE7_
MBE775
MBE7_
Three-Stage
Module Yield (%)
33
45
20
Two-Stage
Submodule Yield (%)
31
45
33
One-Stage
Submodule Yield
61
80
33
(%)
To isolate the problem, a 100 I.tm device was separated from a single-stage amplifier and
tested. Its performance was very good with a small signal gain of 8.5 dB at 35 GHz. When tuned for
maximum output power, the device was capable of a power density of more than 0.4 W/mm with 4
dB gain. To check the circuit loss, the following experiments were conducted. The FET and the two
microstrip lines shunted to ground were scratched off the chip, and wires were bonded across the
input and output microstrip lines. The measured loss was 0.5 dB. This showed that the loss of the
two bypass capacitors and the microstrip line was small. With the FET scratched off and wires
bonded across the input and output microstrip lines, the output shunt line was scribed off, and
tuning was performed. The loss was less than 1 dB. The same experiment performed with the input
line scribed off produced the same result. This showed that the input and output matching circuits
(shunt lines and bypass capacitors) did not have excessive loss.
Modifications were done on the one-stage and two-stage amplifiers (submodules of the
32.5 GHz, 250 mW amplifier). On the one-stage (100 l.tm FET) amplifier, the length of the input
series transmission line was effectively decreased by scratching the shunt transmission line and
replacing it with a bond wire closer to the FET. On the output, the series transmission line was
increased by scratching it and introducing a bond wire. After these modifications, the small-signal
gain was 7 to 8 dB (Figure 21), which corresponded to the results obtained with a discrete device
reported previously.
The two-stage amplifier was also modified (using carefully bonded wires), and produced a
small-signal gain as high as 15 dB. The gain curve is shown in Figure 22. These modifications
show that the FETs have a higher input capacitance than that predicted by the model, while the
equivalent output shunt capacitance and resistances are lower.
The 150-300-800 I.tm amplifier had 12 dB gain without tuning (Figure 23). By appropriate
tuning of the input and interstage matching network (with bond wires), we obtained 18 dB gain
with 0 dBm input power. The gain curve is shown in Figure 24.
The 50 lxm single-stage amplifier was internally modified using bond wires: the input shunt
inductor was moved closer to the input, and the output shunt inductor was moved away from the
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Figure 22. Gain (upper trace) and return loss (lower trace) of a modified two-stage
amplifier (does not include 0.8 dB fixture loss).
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Figure 24. Gain curve of the 150-300-800 llm amplifier with modifications.
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FET drain. These modifications produced a gain of 6 dB. This means that the input capacitance of
the FET was higher than that modeled, and the output capacitance Cds was smaller than that modeled.
The gain of the two-stage amplifier was 11 to 12 dB with 0 dBm input power (Figure 25)
when chip tuning was performed on the input, the interstage series transmission line was made
longer, and the output shunt inductor was moved away from the FET drain.
The gain of the three-stage amplifier was 15 dB with -10 dB input power (Figure 26) after
the lengths of the 1-2 and 2-3 interstage transmission lines were increased and the shunt inductor on
the output of the third stage was moved away from the drain. These modifications were imple-
mented in a new inductor mask, and wafers were processed. The performance of these amplifiers
was much better than that of the previous chips.
Extensive testing has been done with the large (250 mW) module and submodules. The
results are summarized below:
One-Stage Amplifier
Input Power Gain (dB)
(dBm) (No Tuning)
-5.5 9.5
4.5 6.2
9.5 4.1
11.5
Gain (dB)
(Tuned)
11
4.1
Figure 27 shows the gain-frequency response of a first-stage amplifier for input powers of
-5.5, 4.5, and 9.5 dBm. A 1 dB gain should be added, because the fixture loss has not been taken
into account. The one-stage amplifier works very well. The gain is centered around 34 GHz and can
be lowered to 32.5 GHz with slight input tuning. Small-signal gains as high as 11 dB can be ob-
tained with input tuning. A maximum power density of 0.36 W/mm with 4.1 dB gain at 34 GHz is
obtained with 19.5% PAE.
Two-Stage Amplifier
Input Power Gain (dB) Gain (dB)
(dBm) (No Tuning) (Tuned)
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Figure 25. Gain curve of the 50-100 I_m amplifier with modifications.
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Figure 26. Gain curve of the 50-100-250 p.m amplifier with modifications.
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Figure 27.
(b)
Gain-frequency response of a one-stage amplifier for input powers of
(a) -5.5 dBm, (b) 4.5 dBm, (c) 9.5 dBm.
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Figure 28 shows the gain-frequency response of a two-stage amplifier for input powers
of-0.5, 4.5, and 9.5 dBm (fixture loss of 1 dB not taken into account). The two-stage amplifier also
has an excellent small-signal gain of 16 dB. It is tuned a little high (37 GHz), but this frequency can
be lowered with input and output tuning.
The maximum output power was 17.5 dBm with 8 dB gain, corresponding to a power
density of 0.19 W/nun. This was too low and showed that the last stage was tuned for small-signal
gain, not for power gain. Another indication was that the best performance was obtained with 0 V
on the gate; power tuning usually requires -1 to -1.5 V on the gate.
Three-Stage Amplifier
Input Power Gain (dB)
(dBm) (No Tuning)
5.5 21
4.5 15
9.5 10.5
Gain (dB)
(Tuned)
22
Figure 29 shows the gain-frequency response of a three-stage amplifier for input powers of
-5.5, 4.5, and 9.5 dBm (fixture loss of 1 dB not taken into account). The three-stage amplifier was
also tuned for small-signal gain. With no tuning, up to 22 dB gain at 34 GHz could be obtained. A
maximum power of about 1 I0 mW could be achieved. This was too low. We sawed an 800 l.tm
device with its matching circuit (the last stage of the three-stage amplifier) and tested it around
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(b)
Gain-frequency response of a two-stage amplifier for input powers of
(a) -0.5 dBm, (b) 4.5 dBm, (c) 9.5 dBm.
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Figure 29. Gain-frequency response of a three-stage amplifier for input powers of
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3O
30 GHz. Small-signal gain was low, and not much power could be obtained. This indicated that the
structure and layout of the FET were not adequate.
Preliminary testing was done on the two- and three-stage small (100 mW) amplifiers. They
were tuned too high--around 39 GHz.
Two-Stage Amplifier
Input Power Gain (dB) Gain (dB)
(dBm) (No Tuning) (Tuned)
-10.5 13 17
-0.5 tO --
4.5 -- 8
Figure 30 shows the gain-frequency response of a two-stage amplifier for input powers
of -10.5, --0.5, and 4.5 dBm (a fixture loss of 1 dB not taken into account). With input and output
tuning, the two-stage amplifier had a small-signal gain of up to 17 dB at 36 GHz. A three-stage
amplifier was capable of 22 dB small-signal gain (Figure 31).
B. REVISED DESIGN WITH MBE HIGHLY DOPED MESFET MATERIAL
Three wafers with highly doped material (8 x 1017 cm -3) were processed next. The dc
characteristics were very good, and transconductances were 200 to 240 mS/mm. Testing on the
one-stage (100 _tm), two-stage (100-300 ttm) and three-stage (50-100-250 _tm) gave the following
results.
1. One-Stage Amplifier (100 _n)
When biased for small-signal gain, the amplifier has more than 10 dB gain with input and
output tuning. When tuned for power, the amplifier is capable of 47 mW output power with 5.2 dB
gain and 23% PAE at 33 GHz. The I dB bandwidth is 3 GHz. This is a record PAE for an MMIC
amplifier at this frequency. Figure 32 shows the output power as a function of frequency for an 11.5
dBm input power for maximum efficiency.
2. Two-Stage Amplifier (100-300 lma)
With no outside tuning, the amplifier has up to 17 dB small-signal gain at around 37 GHz.
Figure 33 shows the corresponding gain-frequency response. When tuned for power, the amplifier
achieves 120 mW output power with 8.8 dB gain and 15.6% PAE. The corresponding linear gain is
11.3 dB (Figure 34).
To demonstrate efficiency, a hybrid amplifier was assembled using a very good 75 lam
discrete highly doped FET. Figure 35 shows the output power as a function of frequency for differ-
ent input powers. Figure 36 is the corresponding gain compression curve at 32.5 GHz. The small
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(b)
Gain-frequency response of a two-stage amplifier for input powers of (a)
-10.5 dBm(no tuning), (b) -0.5 dBm (no tuning), and (c) 4.5 dBm (tuned on
the output).
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signal gain is 7.4 dB, and a maximum efficiency of 28% is achieved with 16.75 dBm (0.63 W/mm)
and 5.75 dB gain.
3. Three-Stage Amplifier (50-100-250 tam)
A maximum small-signal gain of 26 dB was obtained with 4 V drain bias and 0 V gate bias.
When biased for large-signal operation (VD = 4.7 V, VG = -0.5 V), the amplifier was capable of
generating 112 mW output power with 16 dB gain and 21.6% PAE at 34 GHz (linear gain of 21.2
dB). These results were state of the art when they were achieved. They were presented at the 1988
GaAs IC Symposium.
C. REVISED DESIGN ON DOPED-CHANNEL HEMT MATERIAL
Much improved performances were achieved by using the "doped-channel HEMT." This
material allows very high current density (0.8 to 0.9 A/nun) with very high transconductance (500
to 700 mS/nun) and moderate breakdown voltage (7 to 9 V). Again, new state-of-the-art results
were achieved with the one-, two-, and three-stage amplifiers. A record 40% efficiency was ob-
tained with the single-stage 100 pm amplifier with 63 mW and 65 dB gain. Table 4 summarizes the
performance of the amplifiers. The 50-100-250 [am amplifier achieved 180 mW output power with
36
23 dB gain and 30.3% efficiency. This represented a record efficiency for a multistage MMIC at
this frequency.
No.
Stages
1
Gatewidth
(_tm)
100
500-100
500-100-250
2
Table 4.
Amplifier Performances
Frequency Power
(GHz) (mW)
32 91
(0.91 W/nun)
63
(0.63 W/ram)
32 90
(0.9 W/ram)
72
(0.7 W/mm)
31 180
(0.76 W/mm)
31 720
(0.90 W/mm)
29 390
1 800
3 100-300-800
Gain
(dB)
14
13
233
4.2
16
Efficiency
(%)
36.7
4O
25.9
31.3
30.3
25
25
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SECTION IV
32.$ GHz HIGH-EFFICIENCY 250 mW
AND 1 W POWER AMPLIFIER DEVELOPMENT
The objective of this program modification was to demonstrate the feasibility of 32.5 GHz
amplifiers with even higher efficiency and power. Specifically, goals for the amplifiers were:
• 250 mW with >15 dB gain and >50% PAE
• 1 W with > 10 dB gain and >_35% PAE
The block diagrams of the amplifiers are shown in Figure 37. The 250 mW amplifier has
three stages with 100, 200, and 400 _m gatewidth. The 1 W amplifier combines 2 two-stage 600-
1200 Ixrn amplifiers. Figure 38(a) is the schematic circuit diagram of the three-stage 100-200-400 l.tm
20 dBm
(100 mW) O_
Amplifier
Type
600-pm/1200-pm
2x (600-pm/1200-pm)
9 dBm
(8 mW)
Two-Way
Divider
-0.3 dB
24 dBm
(250 mW)
100 pm 200 pm 400 pm/
V
15 dB Gain
(a) 0.25 Watt
_ Two-Way
__ Combiner
600 pm 1200 pm -0.3 dB
v
10.6-dB Gain
v /
10-dB Gain
Output Power
ON)
0.537
Gain
(dB)
30 dBm
(lW)
10.6
Drain Voltage Drain Current DC Power Power-Add_=d
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Block diagram of proposed amplifiers.
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amplifier. Figure 38(b) shows the two-stage 600-1200 I.tm circuit. The dimensions of the transmis-
sion lines, values of thin-film resistors, and matching/dc blocking MIM capacitors are also given.
Provisions for out-of-band stabilization consist of RC filter networks on most of the gate bias
circuits as shown. These filter networks are designed to provide resistive termination at out-of-
band frequencies (primarily at lower frequencies where the device stability factor, k, is consider-
ably less than unity). This network will have little or no effect on the amplifier in-band perfor-
mance. Both amplifiers are provided with input and outpt de blocking capacitors to facilitate test-
ing and integration. Monolithic two-way combining of two 600-1200 gm amplifiers (with an out-
put power goal of 1 W) are also included in the mask. Coplanar input and output are provided on
each of the amplifiers to allow for RF on-wafer probing using CASCADE probes. Discrete devices
of various sizes (gatewidths) are also included to facilitate device characterizations.
Figure 39 shows photographs of the three-stage 100-200-600 I.tm amplifier, the two-stage
600-1200 l.tm amplifier, and the 1200-2400 _tm amplifier.
Initial fabrication was done on MBE doped-channel HEMT material where the InGaAs is
120/_ thick doped 2 x 1018 cm-3, the top A1GaAs is 600 ]k thick doped 2 x 1018 cm-3, followed by
a 300 A GaAs n + cap layer. Table 5 summarizes performance at 31 GHz.
Table 5.
Performance Results for One Three-Stage Amplifier at 31 GHz
Power Gain PAE V d Id
(roW) (dB) (%) (V) (mA)
200
240
280
18
18
17.5
36
34
31
4
4.5
5.0
140
164
180
At a drain voltage of 4 V, the PAE was 36% with 200 mW output and 18 dB gain. Increasing
the drain voltage to 5 V produced an output power of 280 mW with 17.5 dB gain and 31% PAE.
Note that a power density as high as 0.7 W/nun was obtained for the output stage (400 l.tm gatewidth).
Figure 40 shows the performance of the three-stage amplifier over the 30.5 and 31.5 GHz fre-
quency range.
The two-stage 600-1200 lam amplifier had low gain and output power. The second stage (2
x 600 I.tm) was sawed off and characterized. Most of the interstage matching network and the
original output matching network remained intact for analysis. One of the 2 x 600 I.tm chips had an
output power of 560 mW with 4 dB gain and 31.3% PAE at 31 GHz. Another chip had an output
power of 822 mW (Vd = 5 V) and a PAE of 28.3% (with 3.3 dB gain) at the same frequency. At a
drain voltage of 5.62 V, a record output power of 900 mW (with 3.2 dB gain) and 24.3% PAE was
achieved. Power density was 0.75 W/mm.
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Figure 40. Performance of a three-stage 100-200-600 _m amplifier.
Using double pseudomorphic HEMT material (on 3 inch wafers) resulted in further progress.
The first Ka-band amplifier wafer using PHEMT material had the following performance. Three-
stage amplifiers (100-200-400 p.m) achieved broadband performance with up to 200 mW output
(20 dB gain) over 28 to 35 GHz. The efficiencies are in the 20s. With a slight output tuning, effi-
ciencies greater than 30% can be achieved at 31 GHz. The optimum drain voltage was in the range
of 4 to 5 V. The best amplifier achieved 200 mW output with 23 dB gain and 33.5% PAE at 31 GHz
(with a drain voltage of 4.5 V). The gain is about 5 dB higher than our previous best amplifier using
HFET material (at 200 mW output). The second stage of the 600-2 x 600 I.tm amplifier was also
tested. With the first stage sawed off (with hybrid matching circuit in the input), the 2 x 600 lam
stage achieved an output power of 680 mW with a record PAE of 37% (with 5.3 dB gain) at 31 GHz.
To show the possibility of using these amplifiers for low-noise receiver applications, we
measured the noise figures of several three-stage amplifiers. The best amplifier had a 4 to 5 dB
noise figure with -30 dB gain at Ka band (at a drain voltage of 1.5 to 2 V). Considering that the
device size and processing are not optimum for low-noise operation, these are good results. Thus, it
is feasible to use PHEMT material for power and low-noise amplifier integration on the same GaAs
substrate without requiring complex multimaterial structures or regrowth.
The next batch of 3-inch wafers in process was recessed using reactive-ion etching (RIE)
with etch-stop layer. This resulted in record uniformity. The Idss of one wafer had a standard devia-
tion of 3.9%, and the other had 4.5%. The third wafer had enhancement-mode devices, as the etch-
stop layer was too close to the InGaAs layer. The Imax standard deviation was 12.8%. At this time,
amplifiers from the first 3-inch wafer have been evaluated and yielded record power/gain/effi-
ciency performance.
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A three-stageamplifier (100-200-400I.tmgatewidths) achievedan outputpowerof 320
mW with 22dB gainand36%PAEat31GHz.Theamplifierwasbiasedat a5 V drainvoltage.At
320mW output,thedraincurrentwas177mA.Thequiescentdraincurrentwasabout20mA.This
low standbycurrent is characteristicof near-Class-B,high-efficiencymodeamplifier operation.
Figure41showstheperformanceoverthe30.5to 31.5GHz frequencyband.With areduceddrain
voltageof 4 V,thePAEincreasesto arecord40%with 235mWoutputand20.7dBgainat31GHz.
TheseresultsaresummarizedinTable6. Morethanfive amplifierchipsweretestedfrom thisslice
with essentiallythe sameperformance,indicating a high degreeof uniformity acrossthe slice
becauseof theRIE recesswith etch-stoplayer.
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Figure 41. Performance of a three-stage Ka-band MMIC amplifier.
Table 6.
Performance at 31 GE[z
Power Gain PAE V d Id Vg
(mW) (dB) (%) (V) (mA) (V)
320 22 36 5.0 177 -0.93
235 20.7 40 4.0 147 -0.93
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In addition to power testing of amplifiers, we also performed on-wafer S-parameter mea-
surements of various discrete devices (gatewidths 100, 200, 400, and 600 gm). Figure 42 and Table
7 show the modeled element values. These values were obtained by fitting measured S-parameters
over the 0.1 to 40 GHz frequency range. Excellent agreement between the modeled and measured
S-parameters was obtained, indicating good measured data. Figures 43 and 44 show, respectively,
the current gain and power gain of 100 gm and 600 gm devices. The extrapolated unity current gain
frequency ft is around 50 GHz.
TR1 Rg Cdg Rd TR2
Gate | ds__ Drain
oOl.a
_) Source
Figure 42. Modeled element values from PHEMT slice 210-697.
Table 7.
Device Model
Gatewidth (gm)
Parameter 100 200 400 600
Rg 1.52 1.06 0.78 1.29
Ri 2.99 1.77 0.97 0.3
Cgs 0.17 0.31 0.64 0.9
C.dg 0.01 0.026 0.051 202
gm 51.8 102 1.46 1.22
1.54 1.44 1.46 1.22
Rs 1.58 0.86 0.42 0.40
Rds 483 245 123 84
Cds 0.01 0.03 0.063 O. 11
Rd 2.79 1.52 0.85 0.37
Ls 0.007 0.003 0.005 0.004
Cge 0.001 0.001 0.003 0.003
Cde 0.033 0.024 0.027 0.007
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A final batch of three wafers was processed. Two wafers were completed but a third wafer
was ruined at lapping. The wafer with delta (non-T) gates gave better results than the T-gate wafer.
Three three-stage amplifiers with 100, 200, and 400 lam gatewidth devices had the following per-
formances at 31 GHz:
300 mW, 15.3 dB, 37% PAE
260 mW, 17 dB, 40.5% PAE
142 mW, 15 dB, 42.3% PAE (Vd = 3 V).
Although we obtained a record PAE, the gains were about 5 to 6 dB lower than those of our
previous best wafer.
The lower gains of the three-stage amplifiers were traced to the differences in the gate
voltages for peak transconductance for different device sizes (100-200-400 I.tm). The peak seems to
shift toward zero gate voltage (less negative) as the cell size is reduced. The earlier wafer with etch-
stop layer has devices with uniform peak transconductance at the same gate voltage. This results in
a substantial gain increase (5 to 6 dB for the three-stage amplifier).
The big two-stage Ka-band amplifier (2 x 600 I.tm) still shows oscillation tendency in the 35
to 40 GHz frequency range. Several amplifiers were sawed and the first and second stages were
tested. The first stage has very low gain, which also peaks at low (27 to 29 GHz) frequency. The last
stage, however, worked very well and achieved an output power of 794 mW with 5 dB gain and
38.2% PATE. Maximum output power was 870 mW with 4.8 dB gain and 35.5% PAE.
We discovered that we had made a mistake in one of the interstage, capacitors of the 600-
1200 I.tm amplifier. It was laid out as 10 times smaller than we had designed it. Time constraints
prevented correction of the error under this program, but a new corrected mask set is being fabri-
cated under another program.
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